Md Shafiur Rahman

Riverside, CA 92507 (951) 462-9489
shafiur.rahman@email.ucr.edu www.shafiur.me

Education

University of California, Riverside **Sep 2016 – Present**
PhD Candidate in Computer Science
MS in Computer Science
Research Area: Hardware Accelerators, Parallel Computing, Heterogeneous Architecture
Relevant Courses: Advanced Computer Architecture, GPU Architecture & Programming, High Performance Computing, Compiler Construction, Machine Learning, Artificial Intelligence

Bangladesh University of Engineering and Technology **Mar 2009 – Jun 2014**
BS in Electrical and Electronics Engineering

Professional Experience

Next-Generation Platforms Technology Intern **Jun 2020 – Aug 2020**
Western Digital, Platforms and Systems Concepts.
Project: Developed RTL components for a prototype Fast-CNN accelerator

Software Engineer **Jul 2014 – Dec 2015**
Therap Services LLC, Dhaka, Bangladesh.
Responsibilities: Developing test automation framework with Selenium, Load testing

Selected Research Projects

Event-Driven Graph Processing Framework:

- Developed an event-driven processing model to support graph processing algorithms.
- Designed an accelerator architecture for scalable and optimized graph processing on FPGA and ASIC.
- Developed an MPI-driven cycle-accurate hardware simulator on top of Structural Simulation Toolkit (SST) for fast prototyping and scalability analysis of the framework on large graphs.

Parallel Discrete Events Simulation Accelerator:

- Designed a generalized and modular architectural framework for fast development of Parallel Discrete Events Simulators on reconfigurable platforms.
- Implemeted the framework in RTL using Verilog and Chisel on a Convey Wolverine Coprocessor.

One-shot Gesture Recognition:

- Developed novel algorithms for detection of individual gestures from video with depth data.
- Extracted and characterized distinguishing features from motion-history-image of a gesture.
- Developed algorithms for real-time gesture recognition using one-shot learning techniques.

Selected Publications

- **GraphPulse: An Event-Driven Hardware Accelerator for Asynchronous Graph Processing**
  Shafiur Rahman, Nael Abu-Ghazaleh, Rajiv Gupta; International Symposium on Microarchitecture, 2020.
- **BOW: Breathing Operand Windows to Exploit Bypassing in GPUs**
  Hodjat Asghari Esfeden, Amirali Abdolrashidi, Shafiur Rahman, Daniel Wong, Nael Abu-Ghazaleh; International Symposium on Microarchitecture, October 2020.
- **PDES-A: Accelerators for Parallel Discrete Event Simulation implemented on FPGAs**
  Shafiur Rahman, Nael Abu-Ghazaleh, Walid Najjar; ACM Transactions on Modeling and Computer Simulation, Volume 29 Issue 2, April 2019.
- **PDES-A: a Parallel Discrete Event Simulation Accelerator for FPGAs**
  Shafiur Rahman, Nael Abu-Ghazaleh, Walid Najjar; ACM SIGSIM Conference on Principles of Advanced Discrete Simulation (PADS), 2017. *[Best paper nominee]*
- **A Template Matching Approach of One-Shot-Learning Gesture Recognition**
  Upal Mahbub, Hafiz Imtiaz, Tonmoy Roy, Shafiur Rahman, Md Atiqur Rahman Ahad; Pattern Recognition Letters, Elsevier, Nov. 2013.

Technical Skills

- **Programming Languages & APIs:** C, C++, Python, Scala, MATLAB, CUDA
- **Hardware Design & Verification:** Verilog HDL, Chisel, ModelSim, Xilinx Vivado
- **Simulation Platforms:** Structural Simulation Toolkit (SST), Gem5